HomePortfolioPostCompositionPhotos
한국어

Posts / Tag

#instruction cache

1 post

RISC-V
Nov 4, 2026

FENCE.I and Self-Modifying Code: What the Instruction Side Must Honor

Part 22 of the RISC-V series. Covers FENCE.I and self-modifying code. Without fence.i, QEMU ran the new code when it was written elsewhere but the old code inside the block being executed. Running 16 combinations on an instruction-set model, I identified the minimal FENCE.I implementation for each core organization.